Highly reliable and efficient voltage optimizer based on direct PWM AC-AC buck converter by Wang, Jianguo & McMahon, Richard A.
  
 
 
 
warwick.ac.uk/lib-publications 
 
 
 
 
 
Manuscript version: Author’s Accepted Manuscript 
The version presented in WRAP is the author’s accepted manuscript and may differ from the 
published version or Version of Record. 
 
Persistent WRAP URL: 
http://wrap.warwick.ac.uk/136897                                                                   
 
How to cite: 
Please refer to published version for the most recent bibliographic citation information.  
If a published version is known of, the repository item page linked to above, will contain 
details on accessing it. 
 
Copyright and reuse: 
The Warwick Research Archive Portal (WRAP) makes this work by researchers of the 
University of Warwick available open access under the following conditions.  
 
Copyright © and all moral rights to the version of the paper presented here belong to the 
individual author(s) and/or other copyright owners. To the extent reasonable and 
practicable the material made available in WRAP has been checked for eligibility before 
being made available. 
 
Copies of full items can be used for personal research or study, educational, or not-for-profit 
purposes without prior permission or charge. Provided that the authors, title and full 
bibliographic details are credited, a hyperlink and/or URL is given for the original metadata 
page and the content is not changed in any way. 
 
Publisher’s statement: 
Please refer to the repository item page, publisher’s statement section, for further 
information. 
 
For more information, please contact the WRAP Team at: wrap@warwick.ac.uk. 
 
11
Abstract—A voltage optimizer (VO) to regulate overrated
electricity supply voltages to optimized values with high reliability
and efficiency has been developed based on a direct PWM ac-ac
buck converter. A comprehensive control strategy is proposed for
the ac-ac converter to address existing commutation problems and
also to offer a fault handling capability against short circuits. A
number of switching states are defined depending on the input
voltage, whereby continuous and reliable current paths are
maintained at all times especially around voltage zero-crossing
points, and safe transitions between them are achieved as well.
Based on a detailed power loss analysis, a hybrid scheme with
silicon carbide (SiC) MOSFETs and silicon IGBTs is proposed
which significantly improves the efficiency while minimizes the
cost, and simultaneously enables the use of a high switching
frequency, with the potential to reduce the volume of a VO. Results
from simulation and experiment confirm that the proposed
strategies give reliable operation of the VO with an efficiency
higher than 99%.
Index Terms—AC-AC converters, silicon carbide, soft
commutation, short circuit protection, voltage optimizer.
I. INTRODUCTION
OLTAGE amplitude is a crucial index of power quality
and its sags and swells are unavoidable in a power system
[1]. In addition, in many parts of the world consumers
experience a distribution network voltage higher than its
nominal value. For example, the single-phase mains in the UK
has a voltage range of 230V +10%/–6% but the average is 242
V. The problem of overvoltage is being exacerbated by the
spread of distributed generation, resulting in excess losses and
premature equipment failures, with consequent financial issues
[1], [2].
Power electronics systems can be utilized to tackle
overvoltage issues, for example, the dynamic voltage restorer
(DVR), the unified power flow controller and the solid state
transformer [2], [3]. Nonetheless, these systems are relatively
complicated and costly. With the particular target of reducing
the overvoltage, more consideration has to be given to the
reliability, efficiency, cost and volume of mitigation devices.
Therefore, the present work focuses on a new design of a
voltage optimizer (VO) to regulate the supply voltage to an
optimized value in order for electrical devices to perform tasks
more efficiently thereby returning an energy saving. It is a form
of voltage management specifically designed for reducing
energy consumption. This will bring considerable financial and
environmental benefits, as well as preventing accelerated
deterioration thus extending the life of equipment. Some VO
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devices can be found in the market, but most of them are
transformer based and thus are bulky, heavy, costly and have
low efficiencies.
A VO can be realized using ac-ac power conversion. Some
prevailing ac-ac converters have obvious disadvantages: ac
choppers using thyristors have the drawback of poor power
quality, matrix converters are complex in structure and control,
and indirect ac-dc-ac converters are costly and bulky due to the
multiple stages of power conversion [4], [5]. In contrast, direct
pulse-width-modulation (PWM) ac-ac converters have the
merit of a simple structure, easy control, small size, high
efficiency, low cost and high power quality. These advantages
make them attractive in applications where only voltage
regulation is required [6], exactly the objective of the VO.
Direct ac-ac converters can be derived from the
corresponding dc-dc converters, for example the buck, boost,
buck-boost, and Cuk types [7], [8]. In particular, as a typical
type to reduce the voltage level, the ac-ac buck converter has
been widely researched [9]. Numerous converters and
applications based on the buck type have been discussed in the
literature, for example, multilevel ac-ac converters for high
power DVRs [10], and converter topologies to obtain arbitrary
amplitude, phase, and even frequency [11].
However, direct ac-ac converters have particular
commutation problems related to dead times, giving rise to
current and voltage transients that are harmful to power devices
[12]. Several strategies have been reported to overcome the
commutation problems. Adding resistor-capacitor snubbers is a
possible method of allowing finite dead times but snubbers are
bulky and degrade the efficiency and power quality [13]. Soft
commutation methods based on the polarity of voltages have
been proposed in [9], [14]-[17] to provide alternative current
paths during dead times, but they all have a severe problem of
unreliable operation around voltage zero-crossing points. More
recently efforts have been made to reconfigure the switching
legs to relieve the commutation issues [13], [18], [19].
Nonetheless, additional inductors and capacitors are necessary
which increase the converter’s volume, decrease efficiency and
even bring stability problems [19]. In addition, in the particular
solutions the input and output do not have a common neutral
connection which however is a vital consideration in non-
isolated single-phase line conditioners [20].
Furthermore, none of the previous work has thoroughly
investigated the power loss in direct ac-ac converters, which is
very important for applications where the aim is to save energy.
Wide band gap semiconductors, especially silicon carbide (SiC)
devices, are gaining wider adoption in power electronics
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2applications due to efficiency improvements [4], [21].
Nevertheless, using SiC devices could increase the overall cost
due to their higher price, especially considering the large
number of transistors required for ac-ac converters.
Another a critical issue is performance under abnormal
conditions, especially short circuits [22], [23]. The poor
overcurrent capability of semiconductors, with a typical
tolerance of two to three times the nominal current for a few
tens of microseconds, renders the converters susceptible to
catastrophic destruction [24]. Despite this, to the knowledge of
the authors, fault protection of direct ac-ac converters has not
previously been investigated. Importantly VOs will have to
work, without failure, with traditional ac circuit devices namely
circuit breakers (CB) and/or fuses which have high fault current
tolerance and response times of tens or even hundreds of
milliseconds [24].
In the present work, a VO based on the ac-ac buck converter
has been developed. A comprehensive control strategy with a
range of switching states is proposed which overcomes the
commutation issues and supports fault current handling. Unlike
other work [13], [18], [19], the problem of commutation around
voltage zero-crossing points is resolved without any extra
circuitry. Fault currents through the power devices can be safely
eliminated via dedicated switching states. Smooth transitions
between different switching states are also achieved to keep
continuous current paths. Furthermore, an in-depth power loss
study has been carried out and from which a converter topology
with hybrid SiC MOSFETs and silicon (Si) IGBTs has been
conceived which significantly improves the efficiency and
additionally minimizes the cost.
A detailed theoretical analysis and both simulated and
experimental results validate the effectiveness of the proposed
control strategy and circuit topology. The control strategy for
the ac-ac buck converter has been briefly introduced in [25].
Substantive new materials, including the application of VO,
systematical analysis, power loss study, new hybrid SiC & Si
topology, and results, etc., are presented in this paper.
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Fig. 1. Buck converters with different input voltage. (a) Positive dc voltage.
(b) Negative dc votlage. (c) AC voltage.
II. PWM SWITCHING CONTROL OF AC-AC BUCK CONVERTER
A. PWM Switching Control
A dc-dc buck converter is shown in Fig. 1(a), and its
counterpart for negative dc voltage is shown in Fig. 1(b) (in this
case using IGBTs). A single-phase ac-ac buck converter can be
obtained by combining the two dc structures, as shown in Fig.
1(c). Consideration of these structures facilitates the analysis of
soft commutation methods for ac-ac converters.
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Fig. 2. PWM switching control of ac-ac buck converter.
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Fig. 3. Operation states and power flow in different switching states. (a)-(c)
S1-3 in POS PWM. (d) S4 of THRU. (e)-(g) S5-7 in NEG PWM.
Ideally, the top (T1, T2) and bottom legs (B1, B2) are
switched complementarily and instantaneously. However, in
practice, there are unavoidable dead and/or overlap times due
to non-instantaneous switching of the power transistors and also
delays in the gate driver circuits. During dead times, the
inductor current is interrupted which can generate high voltage
spikes as there is no automatic free-wheeling path, while during
3overlap times the power source is shorted giving rise to high
current spikes. The voltage and current spikes during
commutation are likely to damage the devices [13].
The proposed PWM control method is illustrated in Fig. 2. A
large switching period Ts is used for illustration purposes. There
are three switching states depending on the input voltage vi.
Corresponding operation states and power flows are shown in
Fig. 3. It should be noted that the sensing of the input and output
voltages is generally essential for voltage regulation, hence it
will not incur a cost for additional sensors.
When vi is positive and above a value of Vz, T2 and B2 are
fully turned on, and T1 and B1 are complementarily modulated
with regulated duty ratios and proper dead times (td), i.e., to be
equivalent to the positive dc voltage circuit in Fig. 1(a). This
switching state is termed as POS PWM. There are three
operation states: S1 (T1 off and B1 on) where the power flows
through the bottom leg, S2 (T1 and B1 off) of dead time in
which continuous current paths still exist through anti-parallel
diodes and fully on switches, and S3 (T1 on and B1 off) in which
the power flows via the top leg. On the other hand, when vi is
negative and below –Vz, T1 and B1 are fully turned on, and T2
and B2 are complementarily modulated, named as NEG PWM,
equivalent to Fig. 1(b). The operation states S5-7 and
corresponding power flows are illustrated in Fig. 3(e)-(g).
These are similar to the soft commutation methods in [14]-[17]
where actually POS PWM is for vi > 0 and NEG PWM for vi <
0.
In the proposed control method an additional state called
THRU is defined: when vi is in the zero-crossing range [–Vz, Vz],
T1 and T2 are fully turned on while B1 and B2 are turned off
(operation state S4), making the power flow through the top leg.
With an appropriate choice of Vz the zero-crossing commutation
problems in [14]-[17] can be overcome, i.e., shoot-through
issues when the voltage polarity detection around zero-crossing
points is inaccurate [10], [12], [13], [18], [19]. Moreover, the
high frequency harmonic content in the output voltage will be
reduced because the voltage over the zero-crossing range is not
chopped, and the power loss can be minimized because there
are always two switches that are fully turned on and there is no
switching loss in the THRU state.
It should be noted that the duty ratio needs to be updated at
the beginning of each switching period (see Fig. 2), such that
smooth transitions between different switching states are
achieved. For example, before entering the THRU state from
NEG PWM, T1 and T2 have already been turned on (S5) and
hence only B1 needs to be switched off (S4), ensuring a safe
current path through the top leg.
B. Analysis of Regulated Waveforms
In order to analyze the chopped waveform vr (voltage across
the bottom leg), the switching is assumed to be ideal and
without dead time. The input voltage is defined as
2( ) cos cosi i iv t V t V tT

  , (1)
where Vi, ω, and T are the amplitude, angular frequency, and
period, respectively.
For the soft commutation methods in [14]-[17] without the
zero-crossing THRU state, the chopped voltage (expressed as
vr0 in this case) can be derived as (3) by multiplying (1) with the
Fourier series of the square wave control signal (2), with D and
ωs being the duty ratio for the top leg and switching angular
frequency, respectively [15]. For the VO, assuming a maximum
input grid voltage of 230V +20%, i.e., Vi = 276√2 V, and the
optimized output Vo = 220√2 V, the minimum value of D (=
Vo/Vi) is around 0.8.
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For the proposed method, the zero-crossing range of the input
voltage (see Fig. 2, t1-t2 and t3-t4 of vi) is denoted as:
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Therefore, vr in the proposed control method can be obtained
by adding (3) with an additional un-chopped part within [–Vz,
Vz], given as:
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For the maximum input voltage case with D = 0.8 and
assuming Vz = 30 V, we have A = 0.0002 and |B| < 1.3. In
comparison to (3), in (7) the fundamental component amplitude
is slightly increased and the high order harmonics at kωs ± ω 
are reduced. Additional harmonics at low odd orders are also
generated but their amplitudes are rather small. Furthermore,
potential spikes over the zero-crossing ranges are avoided by
the THRU state. As a result, the quality of the output voltage is
higher than that of the soft commutation methods without the
THRU state.
III. POWER LOSS STUDY AND IMPROVEMENT
In this section, a detailed study is carried out on the power
loss of the ac-ac buck converter with the proposed PWM
control method. Subsequently, a topology with hybrid SiC
MOSFETs and Si IGBTs is proposed that substantially reduces
the power loss while minimizes the cost.
A. Power Loss Analysis
The currents conducting through paths T1-DT2, T2-DT1,
B2-DB1 and B1-DB2 are denoted as iTP, iTN, iBP and iBN, and the
forward voltage drops in them (series transistor and diode) are
expressed as uTP, uTN, uBP and uBN, respectively. T1 and T2 are
assumed to be identical devices, as well as B1 and B2.
4In the THRU state only the conduction loss in the top leg
needs to be counted. The average conduction loss in one ac
period is given as:
 2 4 2
1 3 1
1 2t t t
THRU T T T T T ot t t
P u i u i u i
T T
     , (8)
where uT is either uTP or uTN and iT is iTP or iTN depending on the
actual current path.
In the NEG PWM state, i.e., vi < –Vz with T1 and B1 being
fully on and T2 and B2 switched complementally, the direction
of the inductor current iL is set by the load type. When iL is
negative, the current path in the converter is T2-DT1 (iTN) or
B1-DB2 (iBN); when it is positive, the path is T1-DT2 (iTP) or
B2-DB1 (iBP). The switching waveforms of the two scenarios,
for simplicity approximated as piecewise-linear, are shown in
Fig. 4. The power loss essentially comprises conduction and
switching losses.
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Fig. 4. Simplified switching waveforms in NEG PWM state. (a) Negative
current. (b) Positive current.
When iL is negative as in Fig. 4(a), the conduction energy
loss in the k-th switching period during the interval t2-t3 is (td is
ignored):
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The average conduction loss can be approximated as:
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where uN is the equivalent forward voltage drop.
The switching loss consists of turn-on and turn-off losses.
The turn-off energy loss, which only occurs in the top leg, in
the k-th switching period can be approximated as:
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where tToff is the turn-off time of T2, and ir(k) is the current
ripple given as
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The turn-on loss in a switching period, which also includes
the reverse recovery loss associated with DB2 and the effect of
the output capacitance of T2, can be approximated as:
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where tTon is the turn-on time of T2, Coes is its output capacitance
and tBrr and QBrr are the reverse recovery time and charge of
DB2, respectively.
When iL is positive, i.e., the load is not resistive, as shown in
Fig. 4(b), the energy loss can be similarly derived. In this case,
significant switching loss is induced in the bottom leg,
especially reflecting the reverse recovery process of DT2.
However, the power factor of the load in the VO applications is
usually near unity, and in any case, the THRU state covers the
region adjacent to the zero-crossing points of both the voltage
and current. Hence, with a sufficiently large Vz the positive
current in NEG PWM can be avoided.
For ease of calculation, assuming vi and io are constant and ir
= 0 in a switching period, the total energy loss in the k-th period
due to switching can be estimated as
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The following average switching loss in an ac period due to
NEG PWM state can then be obtained:
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Because of the symmetry between positive and negative
voltage ranges, the power loss in the POS PWM and NEG
PWM states is the same. Therefore, the total power loss in the
semiconductors can be written as:
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B. Efficiency Optimization
From the previous analysis and considering D > 0.8, it can be
concluded that most of the total power loss arises from the top
leg, while the conduction loss in the bottom leg is small and its
switching loss can be neglected. Therefore, the power loss can
be reduced with optimal design for the top leg. Hence SiC
MOSFETs are used instead of Si transistors. As the forward
5voltage of the body diode of SiC MOSFET is relatively high,
fast recovery diodes (FRDs) are connected in parallel with the
SiC MOSFETs. Si IGBTs are used in the bottom leg, which
minimizes cost and can carry high fault currents as will be
clarified in the following sections. The hybrid converter
topology with SiC MOSFETs and Si IGBTs is shown in Fig. 5.
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Fig. 5. Optimized ac-ac buck converter with hybrid SiC MOSFETs and Si
IGBTs.
TABLE I. CIRCUIT AND CONTROL PARAMETERS
Symbol Variable Value
Vi Input voltage amplitude 342 V
ω AC angular frequency 2π·50 rad/s
Vo Optimized output voltage amplitude 311 V
Vz Zero-crossing range 30 V
fs Switching frequency 18-60 kHz
S Power rating 3 kW
L Filter inductance 214 μH
C Filter capacitance 20 μF
It Fault threshold current 70 A
IGBT FGH40T65SQD (£1.99) 650V/40A
SiC SCT3060AL (£11.45) 650V/39A
FRD FFH50US60S (£2.56) 600V/50A
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Fig. 6. Theoretical power loss comparison among Si (left), hybrid (middle),
and SiC (right) structures.
As previously noted, the power loss due to the reverse
recovery of DT1 (POS PWM) or DT2 (NEG PWM) and the
switching loss in the bottom leg can be avoided if the THRU
state accommodates the potential opposite polarities of vi and iL.
Assuming the load power factor is λ, the following condition
for Vz needs to be fulfilled:
  2sin acos 1z i iV V V    . (17)
Circuit and control parameters are given in Table I with D ≈ 
0.91. To verify the power loss analysis and the improvement
introduced by the hybrid scheme, an additional topology with
SiC MOSFETs in both legs is also considered. For a fair
comparison among the three options (Si, hybrid SiC & Si, SiC),
FRDs are used in all top legs. Based on (8) - (16) and datasheets,
power losses at a switching frequency of 18 kHz and different
power levels (output power) are given in Fig. 6. With SiC
devices, the total power loss is significantly reduced. In
comparison to the hybrid topology, the switching loss of the SiC
topology is slightly smaller due to the faster reverse recovery of
the diodes in the bottom leg, but the conduction loss is larger
because of their higher forward voltage.
Another issue is the cost of semiconductors. Using catalogue
prices for the devices listed in Table III, the costs are: Si
structure £13.08 (4 IGBTs + 2 FRDs), hybrid structure £32 (2
IGBTs + 2 SiCs + 2 FRDs), and SiC structure £50.92 (4 SiCs +
2 FRDs). It can be concluded that for the VO the hybrid
topology is the best balance between efficiency and cost.
Furthermore, the optimized efficiency allows the use of a high
switching frequency, with the potential to reduce system
volume using smaller inductors.
IV. FAULT HANDLING SWITCHING CONTROL
Because of the limited thermal-electrical capacity and thus
poor overcurrent capability of semiconductor devices, power
converters should be equipped with protection against over-
currents, especially under short circuit faults [24]. In contrast to
other converters such as dc-dc and dc-ac converters in which
the switches can be turned off when a fault current occurs [22],
direct ac-ac converters cannot be simply shut down otherwise
there is no free-wheeling diode path so inductor currents would
be interrupted thereby causing voltage spikes.
The faults studied in this paper are assumed to be at the load
side. Several switching states are proposed in addition to the
normal PWM ones to accomplish a fault handling capability.
The fault handling states are activated when the load current
exceeds a threshold value It.
If the fault occurs in the POS PWM state, T1 and B1 will
remain on and the other two be off; this state is called POS
RECT. If the fault is in NEG PWM, the handling state will be
NEG RECT with T2 and B2 being on and the other two off. In
this way, safe transitions between the states are realized and
there will always be a path for inductor current. For example,
for the NEG PWM, only T2 or B2 need be turned off to get to
NEG RECT, and safe current paths still exist: when iL > 0 it will
be taken by T1-DT2, when iL < 0 it will conduct through B1-
DB2. In any case, the fault current will decay. (POS/NEG PWM
→ POS/NEG RECT) 
It is more troublesome when the input voltage is in the zero-
crossing range [–Vz, Vz], because of the possible inaccuracy in
the voltage sensing and a resultant uncertainty in sensing
polarity. Therefore, in this range the bottom leg should be
switched on while the top leg be off, termed as OD state. There
are two scenarios regarding the transition to the OD state.
If the fault current appears in the POS or NEG PWM state
and has already been dealt with by the POS or NEG RECT state
but has not yet decayed to zero. To transfer to the OD state,
whichever of B1 or B2 is off in the RECT states should be
immediately turned on (POS or NEG OD), and after a short time
T2 or T1 should be turned off. In this way, the fault current is
diverted to the bottom leg. (POS/NEG RECT → POS/NEG OD 
→ OD) 
If, however, the fault is triggered in the zero-crossing range
in which the PWM switching is in THRU state, ideally, if the
input voltage is positive, B2 should be switched on (POS
THRU), then T1 off (POS RECT). Subsequently B1 is on (POS
OD) and finally T2 turns off (OD). Similarly, if the polarity is
negative the OD state can be reached through a series states
6(NEG THRU, NEG RECT, NEG OD) to sustain current
continuity. However, these procedures take a relatively long
time, and as mentioned above the polarity sensing could be
inaccurate and hence the sequences would be invalid.
Nonetheless, if Vz is sufficiently small, when the legs are in a
shoot-through condition the leg current would be limited by the
internal impedance of lines and devices. Therefore, a more
effective transition is to turn all switches on (STR) for a short
time and afterwards to switch the top leg off (THRU → STR → 
OD).
If the fault current has not died away in the OD state while
the input voltage changes to be above Vz or below –Vz, the state
needs be transferred to POS or NEG RECT. For the former, T2
should be turned on (POS OD) before B1 is turned off, and for
the latter T1 needs be turned on (NEG OD) and then B2 be off.
(OD → POS/NEG OD → POS/NEG RECT)  
In all cases, all switches can be turned off (OFF state) once
the inductor current has been safely eliminated. A summary of
the switching states defined in this work is given in Table II.
In addition, VO units must support fault currents so that
traditional CBs and/or fuses operate correctly. This is realized
through relays working in bypass mode after all switches have
been safely turned off. More details regarding the working
modes will be given in the following section.
TABLE II. SWITCHING STATES
State ON OFF
POS PWM T2, B2, T1/B1 B1/T1
NEG PWM T1, B1, T2/B2 B2/T2
THRU T1, T2 B1, B2
POS THRU T1, T2, B2 B1
NEG THRU T1, T2, B1 B2
POS RECT T2, B2 T1, B1
NEG RECT T1, B1 T2, B2
OD B1, B2 T1, T2
POS OD T2, B1, B2 T1
NEG OD T1, B1, B2 T2
STR T1, T2, B1, B2 -
OFF - T1, T2, B1, B2
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Fig. 7. Circuit diagram of the VO based on ac-ac buck converter.
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Fig. 8. Hardware system of the VO, top (a) and bottom (b) layers.
V. RESULTS
A VO, with the specifications given in Table I, has been
fabricated. The circuit diagram with hybrid SiC & Si scheme is
shown in Fig. 7 where EMC filters are used and an LC filter is
also applied in the input side. The hardware system is shown in
Fig. 8. Two relays are used to connect the input directly to the
output to give a bypass mode. Initially the VO starts working in
the bypass mode with the relays being closed and the ac-ac buck
converter in OFF state. In normal conditions the relays are
opened and the buck converter works, putting it in VO mode
(PWM switching control). A protection scheme has been
designed for the VO so that in abnormal situations like
overcurrent resulting from an electrical load exceeding the
unit’s rating for a certain duration or when the grid input voltage
is lower than the optimized value or in voltage sag conditions,
the VO goes to bypass mode. The switching states during the
transition between the two modes are also important to keep
load current continuity, because the relays need a reaction time
to close or open (about 15 ms). This is achieved through a
transition stage with switching states POS THRU (vi > Vz), NEG
THRU (vi < –Vz) or THRU (–Vz ≤ vi ≤ Vz). It can be easily
proved that safe transitions are also fulfilled. In particular, when
the fault handling reacts (in VO mode only) and all switches are
safely turned off, the relays will be closed to ensure that CBs
and/or fuses operate correctly, and after the fault has been
cleared the VO can be restarted. Simulations and experiments
have been carried out to validate the proposed control strategies
and efficiency study.
Simulations have been performed in Matlab/Simulink. A
closed-loop proportional integral control has been implemented
to optimize the output load voltage vou (≈ vo). Fig. 9 shows the
waveforms when there is a step change in load from 2 to 3 kW,
revealing a good control performance with smooth results.
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Fig. 9. Voltage optimization in simulation with a step change in load.
7All the VO variants, namely the Si, hybrid SiC & Si, and SiC
units (all components are identical except for the
semiconductors and their gate drivers) have been tested
experimentally. Fig. 10(a) and (b) respectively show the PWM
gate signals (the gate voltage of T1 & T2 SiC is 0 or 20 V, B1
& B2 IGBT is –9 or 15 V) and switch voltages (vsT: voltage
across the top leg, vsB: voltage across the bottom leg) around a
voltage zero-crossing point of the hybrid scheme at fs = 30 kHz.
Note that the two figures could not be practically synchronized
because of the time delays in voltage sampling and PWM
updating. These results further illustrate the PWM switching
control of Fig. 2 and the operation diagrams in Fig. 3. As seen,
the input voltage is not chopped in the THRU state, which
successfully tackles the commutation problem due to potential
voltage sensing errors.
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Fig. 10. PWM swiching waveforms around a voltage zero-crossing point of the
hybrid unit at fs = 30 kHz. (a) Gate signals. (b) Voltage signals.
Steady state operation at 3 kW of the Si unit with
conventional soft commutation control (without the THRU
state) is shown in Fig 11 (a) (fs = 18 kHz), with substantial
current ripples due to the voltage sensing issues. Under these
conditions, the semiconductor devices failed frequently
especially during prolonged testing. In contrast, with the new
PWM control method, Fig. 11 (b) is a transient response
matching the simulation in Fig. 9. As seen, the currents are
smooth with much higher quality, and the VO is able to work
reliably. Mild transient oscillations appear at the output voltage,
with approximately a maximum amplitude of 10 V (4.55% of
nominal value) and a settling time of 2 ms. The good dynamic
response minimizes any sags or swells in the output voltage
with consequent load disturbance. Overall, the output voltage is
controlled at an optimum level from a higher input voltage. The
quality of the output voltage is also improved with the proposed
new control method, as clearly shown in Fig. 12 of the total
harmonic distortion (THD) at different power levels (output
power).
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Fig. 11. Voltage optimization in experiment. (a) Steady-state with coventional
control method. (b) Transient response with the proposed control method.
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8Total power losses (including inductor and line losses etc.)
and efficiencies have also been measured by power analyzer.
Results of the Si and hybrid units are shown in Fig. 13. As
clearly illustrated by results from the Si topology (fs = 18 kHz),
the proposed control method reduces the power loss by almost
one third that of the conventional control method, increasing the
efficiency by more than one percent. Hence, the new control
method was applied to the hybrid scheme. The hybrid SiC
further improves the efficiency by approximately 0.5 percent,
reaching 99.22% between 1 and 1.5 kW. Overall it is higher
than 98.5%, a saving of 45 W at the rated power. The highest
efficiency is obtained at fs = 30 kHz, reaching 99.25% at 1 kW,
a reasonable compromise between switching and inductor
losses. When the switching frequency is further increased (45
and 60 kHz), the efficiency slightly decreases but is still higher
than that of the Si topology at fs =18 kHz.
The results of the SiC topology are quite similar to the
proposed hybrid scheme so were not presented in Fig. 13. An
example of the total power losses of the hybrid and SiC units at
fs = 30 kHz and different power levels is given in Table III. As
can be seen, the power loss of the SiC topology is slightly
smaller than that of the hybrid topology but the cost is much
higher, in agreement with the study in Section III-B. In addition,
the two VO versions with resistive-inductive (RL, Lload = 8 mH)
loads have been tested. The power losses are also listed in Table
III. As indicated, the inductor incurs additional power loss
which is small at low power levels but is noticeable above 1500
W (load power factor λ < 0.997). This results from the power
loss caused by the reverse recovery of FRDs in the top leg and
the switching loss in the bottom leg, which cannot be
accommodated by the THRU state when λ < 0.9961 as proved
by (17). As a result, the SiC unit has advantage due to the SiC
MOSFETs in the bottom leg. To improve the performance with
reactive loads, a larger Vz can be used or SiC Schottky diodes
could be employed in both legs but at higher cost.
It is difficult to provide a breakdown of the total power loss,
but the power loss difference among different cases mainly
originates from the switching and conduction losses of the
power semiconductors which have been thoroughly analyzed in
Section III. The measured results validate the theoretical power
loss study and confirm the predicted efficiency improvement
introduced by the hybrid scheme.
TABLE III. POWER LOSSES OF HYBRID AND SIC VOS
Power level (W) 500 1000 1500 2000 2500 3000
Hybrid R (W) 6.37 7.6 12.1 19.8 30.4 44.2
SiC R (W) 6.2 7.5 11.8 19.4 29.9 43.8
Hybrid RL (W) 6.4 7.9 12.7 21.5 33.1 48.0
SiC RL (W) 6.1 7.6 12.2 20.3 31.4 45.9
The most extreme form of short circuit test is a direct short
at the VO’s output terminals when the current will only be
limited by the supply impedance. For the actual short circuit test,
the load side was shorted using a contactor with a total
resistance of 0.08 Ω, and the impedance of the supply line is 
measured at about 0.12 Ω. Therefore, the theoretical peak short 
circuit current is approximately 1.6 kA based on a 230 V supply.
Such a high current will definitely damage the devices.
However, it should be noted that there are inductors in the
circuit that limit the rate of rise of the fault current. More
importantly, the converter is designed with fault handling
switching control with fast response, enabling it to cope with
the short circuit current. Selected experimental results of the
hybrid scheme with fs = 18 kHz are provided to prove the fault
handling capability of the proposed control strategy.
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Fig. 14. Experimental short circuit tests. (a) Fault in voltage zero-crossing
range. (b) Fault at low voltage. (c) Fault at high negative voltage (CH1: switch
voltage vsT across the top leg). (d) Fault at high positive voltage (peak tripping
current 1.16 kA).
When the fault is triggered in the voltage zero-crossing range,
the result shown in Fig. 14(a) indicates that the current by the
shoot-through STR state is safely within the maximum
overcurrent capability of the transistors (160 A for the IGBT,
9500 A for the FRD, and 97A for the SiC MOSFET). The current
can decay because the switching state goes to OD eventually.
After all switches are turned off, the relays are closed (closing
time about 15 ms) and the CB is tripped (the peak tripping
current in this case is about –800 A).
When the fault occurs at a low input voltage point, the result
is shown in Fig. 14(b) (bypass mode disabled). As can be
observed, there is a delay time of about 10 μs for the control to 
respond to the fault current, mainly arising from sampling and
analog-to-digital conversion. Nevertheless, the current rise in
the top leg during this delay is limited by the inductors. Once
the fault handling is activated, the current is taken over by the
bottom leg and finally dies away because of the POS RECT
state.
When the fault appears at high voltages, the currents through
the legs would be high, see Fig. 14(c) (bypass mode disabled)
and (d) (bypass mode enabled). As revealed, the fault currents
in the output filter inductor are diverted to the bottom leg via
NEG or POS RECT states. This is also a reason why IGBTs
with relatively higher pulsed collector current rating are used in
the bottom leg. The fault currents are finally reduced to zero
within hundreds of microseconds and all switches are then
turned off (the relays will then be closed to trip the CB if the
bypass mode is enabled). Moreover, the corresponding gate
signals and switch voltages like that of the top leg in Fig. 14(c)
can be easily verified and derived.
All the simulated and experimental results confirm that the
proposed control strategy manages to address the commutation
issues and to provide the VO with fault handling capability to
prevent damage from short circuits. High efficiency is also
achieved from the proposed hybrid SiC & Si topology.
Furthermore, the VOs have passed all relevant tests including
short circuit performance and have been certified at the Power
Networks Demonstration Centre (PNDC, a research and
demonstration facility in the UK) and the British Standards
Institution (BSI).
VI. CONCLUSION
A highly reliable and efficient VO to address overvoltage
issues has been developed based on a direct PWM ac-ac buck
converter. The pivotal issue in the control of the VO is to
maintain continuous and safe current paths. A comprehensive
control method has been proposed for the ac-ac buck converter,
with the ability to increase reliability, reduce power loss, and
enhance power quality. Numerous switching states have been
defined, without the need of extra circuitry, to resolve the
commutation problems especially around voltage zero-crossing
points and to provide short circuit protection. Based on a
detailed power loss analysis, a converter topology with hybrid
SiC MOSFETs and Si IGBTs has been proposed that achieves
efficiency higher than 99%, enabling a substantial increase in
energy savings through the use of VOs. Matched simulation and
experiment results have validated the studies. The strategies can
be applied to other ac-ac buck converter based applications and
also be extended to other type of direct ac-ac converters to
improve their performance especially in terms of reliability and
efficiency.
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